@hackage verilog0.0.7

Verilog parser and DSL.

A parser and DSL supporting a small subset of Verilog-95. Intended for machine generated, synthesizable code.