@hackage sv2v0.0.13

SystemVerilog to Verilog conversion

A tool for coverting SystemVerilog to Verilog. Originally forked from the Verilog parser found at https://github.com/tomahawkins/verilog